e2hang/hardware
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1 Commit 1 Branch 0 Tags
main
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
e2hang aca5a8aab8 New Hardware Git
2025-12-31 19:35:06 +08:00
CPU
New Hardware Git
2025-12-31 19:35:06 +08:00
Logisim
New Hardware Git
2025-12-31 19:35:06 +08:00
Verilog
New Hardware Git
2025-12-31 19:35:06 +08:00
readme.md
New Hardware Git
2025-12-31 19:35:06 +08:00

readme.md

硬件实验

采用Logisim 3.9 以及 Verilog制作

Description
No description provided
Readme 27 MiB
Languages
Assembly 63.5%
Verilog 36.5%