307 lines
14 KiB
Plaintext
307 lines
14 KiB
Plaintext
#! /c/Source/iverilog-install/bin/vvp
|
|
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
|
|
:ivl_delay_selection "TYPICAL";
|
|
:vpi_time_precision - 9;
|
|
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
|
|
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
|
|
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
|
|
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
|
|
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
|
|
S_000001a28a2245e0 .scope module, "main" "main" 2 66;
|
|
.timescale -8 -9;
|
|
v000001a28a27af70_0 .net *"_ivl_0", 31 0, L_000001a28a27bcc0; 1 drivers
|
|
v000001a28a27b150_0 .net *"_ivl_10", 31 0, L_000001a28a27c800; 1 drivers
|
|
L_000001a28a27d458 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
|
|
v000001a28a27a2f0_0 .net *"_ivl_13", 30 0, L_000001a28a27d458; 1 drivers
|
|
L_000001a28a27d4a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
|
|
v000001a28a27b1f0_0 .net/2u *"_ivl_14", 31 0, L_000001a28a27d4a0; 1 drivers
|
|
v000001a28a279530_0 .net *"_ivl_16", 0 0, L_000001a28a27b900; 1 drivers
|
|
L_000001a28a27d3c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
|
|
v000001a28a279490_0 .net *"_ivl_3", 30 0, L_000001a28a27d3c8; 1 drivers
|
|
L_000001a28a27d410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
|
|
v000001a28a27a390_0 .net/2u *"_ivl_4", 31 0, L_000001a28a27d410; 1 drivers
|
|
v000001a28a27a4d0_0 .net *"_ivl_6", 0 0, L_000001a28a27cb20; 1 drivers
|
|
v000001a28a27b400_0 .var "c1", 0 0;
|
|
v000001a28a27bfe0_0 .var "c2", 0 0;
|
|
v000001a28a27b5e0_0 .var "clk", 0 0;
|
|
v000001a28a27b720_0 .net "q0", 0 0, L_000001a28a27c1c0; 1 drivers
|
|
v000001a28a27c940_0 .net "q0_m3", 0 0, L_000001a28a20ced0; 1 drivers
|
|
v000001a28a27b860_0 .net "q0_m4", 0 0, L_000001a28a20c7d0; 1 drivers
|
|
v000001a28a27c120_0 .net "q1", 0 0, L_000001a28a27cbc0; 1 drivers
|
|
v000001a28a27be00_0 .net "q1_m3", 0 0, L_000001a28a20d170; 1 drivers
|
|
v000001a28a27c440_0 .net "q1_m4", 0 0, L_000001a28a20ce60; 1 drivers
|
|
v000001a28a27b540_0 .var "rst_n", 0 0;
|
|
L_000001a28a27bcc0 .concat [ 1 31 0 0], v000001a28a27b400_0, L_000001a28a27d3c8;
|
|
L_000001a28a27cb20 .cmp/eq 32, L_000001a28a27bcc0, L_000001a28a27d410;
|
|
L_000001a28a27cbc0 .functor MUXZ 1, L_000001a28a20ce60, L_000001a28a20d170, L_000001a28a27cb20, C4<>;
|
|
L_000001a28a27c800 .concat [ 1 31 0 0], v000001a28a27b400_0, L_000001a28a27d458;
|
|
L_000001a28a27b900 .cmp/eq 32, L_000001a28a27c800, L_000001a28a27d4a0;
|
|
L_000001a28a27c1c0 .functor MUXZ 1, L_000001a28a20c7d0, L_000001a28a20ced0, L_000001a28a27b900, C4<>;
|
|
S_000001a28a15e9c0 .scope module, "u_mode3" "mode3" 2 81, 2 20 0, S_000001a28a2245e0;
|
|
.timescale -8 -9;
|
|
.port_info 0 /INPUT 1 "c2";
|
|
.port_info 1 /INPUT 1 "clk";
|
|
.port_info 2 /INPUT 1 "rst_n";
|
|
.port_info 3 /OUTPUT 1 "q1";
|
|
.port_info 4 /OUTPUT 1 "q0";
|
|
L_000001a28a20cfb0 .functor AND 1, L_000001a28a27b680, L_000001a28a27ca80, C4<1>, C4<1>;
|
|
L_000001a28a20cf40 .functor AND 1, L_000001a28a20cfb0, v000001a28a27bfe0_0, C4<1>, C4<1>;
|
|
L_000001a28a20d2c0 .functor AND 1, L_000001a28a27c8a0, v000001a28a211910_0, C4<1>, C4<1>;
|
|
L_000001a28a20d100 .functor AND 1, L_000001a28a20d2c0, L_000001a28a27bf40, C4<1>, C4<1>;
|
|
L_000001a28a20d020 .functor OR 1, L_000001a28a20cf40, L_000001a28a20d100, C4<0>, C4<0>;
|
|
L_000001a28a20c840 .functor AND 1, L_000001a28a27c080, L_000001a28a27d0c0, C4<1>, C4<1>;
|
|
L_000001a28a20cbc0 .functor AND 1, L_000001a28a20c840, L_000001a28a27d160, C4<1>, C4<1>;
|
|
L_000001a28a20d250 .functor AND 1, v000001a28a211eb0_0, L_000001a28a27b7c0, C4<1>, C4<1>;
|
|
L_000001a28a20d3a0 .functor AND 1, L_000001a28a20d250, v000001a28a27bfe0_0, C4<1>, C4<1>;
|
|
L_000001a28a20cd10 .functor OR 1, L_000001a28a20cbc0, L_000001a28a20d3a0, C4<0>, C4<0>;
|
|
L_000001a28a20ced0 .functor BUFZ 1, v000001a28a211910_0, C4<0>, C4<0>, C4<0>;
|
|
L_000001a28a20d170 .functor BUFZ 1, v000001a28a211eb0_0, C4<0>, C4<0>, C4<0>;
|
|
v000001a28a211690_0 .net *"_ivl_1", 0 0, L_000001a28a27b680; 1 drivers
|
|
v000001a28a211f50_0 .net *"_ivl_11", 0 0, L_000001a28a20d2c0; 1 drivers
|
|
v000001a28a211ff0_0 .net *"_ivl_13", 0 0, L_000001a28a27bf40; 1 drivers
|
|
v000001a28a212130_0 .net *"_ivl_15", 0 0, L_000001a28a20d100; 1 drivers
|
|
v000001a28a212270_0 .net *"_ivl_19", 0 0, L_000001a28a27c080; 1 drivers
|
|
v000001a28a212310_0 .net *"_ivl_21", 0 0, L_000001a28a27d0c0; 1 drivers
|
|
v000001a28a211410_0 .net *"_ivl_23", 0 0, L_000001a28a20c840; 1 drivers
|
|
v000001a28a2114b0_0 .net *"_ivl_25", 0 0, L_000001a28a27d160; 1 drivers
|
|
v000001a28a27a890_0 .net *"_ivl_27", 0 0, L_000001a28a20cbc0; 1 drivers
|
|
v000001a28a2798f0_0 .net *"_ivl_29", 0 0, L_000001a28a27b7c0; 1 drivers
|
|
v000001a28a279670_0 .net *"_ivl_3", 0 0, L_000001a28a27ca80; 1 drivers
|
|
v000001a28a27aa70_0 .net *"_ivl_31", 0 0, L_000001a28a20d250; 1 drivers
|
|
v000001a28a279f30_0 .net *"_ivl_33", 0 0, L_000001a28a20d3a0; 1 drivers
|
|
v000001a28a27ab10_0 .net *"_ivl_5", 0 0, L_000001a28a20cfb0; 1 drivers
|
|
v000001a28a27aed0_0 .net *"_ivl_7", 0 0, L_000001a28a20cf40; 1 drivers
|
|
v000001a28a27ad90_0 .net *"_ivl_9", 0 0, L_000001a28a27c8a0; 1 drivers
|
|
v000001a28a279cb0_0 .net "c2", 0 0, v000001a28a27bfe0_0; 1 drivers
|
|
v000001a28a279b70_0 .net "clk", 0 0, v000001a28a27b5e0_0; 1 drivers
|
|
v000001a28a27abb0_0 .net "d0i", 0 0, L_000001a28a20cd10; 1 drivers
|
|
v000001a28a279990_0 .net "d1i", 0 0, L_000001a28a20d020; 1 drivers
|
|
v000001a28a279710_0 .net "q0", 0 0, L_000001a28a20ced0; alias, 1 drivers
|
|
v000001a28a2793f0_0 .net "q0i", 0 0, v000001a28a211910_0; 1 drivers
|
|
v000001a28a27a250_0 .net "q1", 0 0, L_000001a28a20d170; alias, 1 drivers
|
|
v000001a28a279fd0_0 .net "q1i", 0 0, v000001a28a211eb0_0; 1 drivers
|
|
v000001a28a279850_0 .net "rst_n", 0 0, v000001a28a27b540_0; 1 drivers
|
|
L_000001a28a27b680 .reduce/nor v000001a28a211eb0_0;
|
|
L_000001a28a27ca80 .reduce/nor v000001a28a211910_0;
|
|
L_000001a28a27c8a0 .reduce/nor v000001a28a211eb0_0;
|
|
L_000001a28a27bf40 .reduce/nor v000001a28a27bfe0_0;
|
|
L_000001a28a27c080 .reduce/nor v000001a28a211eb0_0;
|
|
L_000001a28a27d0c0 .reduce/nor v000001a28a211910_0;
|
|
L_000001a28a27d160 .reduce/nor v000001a28a27bfe0_0;
|
|
L_000001a28a27b7c0 .reduce/nor v000001a28a211910_0;
|
|
S_000001a28a15eb50 .scope module, "dd0" "DTouch" 2 33, 2 3 0, S_000001a28a15e9c0;
|
|
.timescale -8 -9;
|
|
.port_info 0 /INPUT 1 "clk";
|
|
.port_info 1 /INPUT 1 "rst_n";
|
|
.port_info 2 /INPUT 1 "d";
|
|
.port_info 3 /OUTPUT 1 "q";
|
|
v000001a28a211550_0 .net "clk", 0 0, v000001a28a27b5e0_0; alias, 1 drivers
|
|
v000001a28a211a50_0 .net "d", 0 0, L_000001a28a20cd10; alias, 1 drivers
|
|
v000001a28a211910_0 .var "q", 0 0;
|
|
v000001a28a211d70_0 .net "rst_n", 0 0, v000001a28a27b540_0; alias, 1 drivers
|
|
E_000001a28a210090/0 .event negedge, v000001a28a211d70_0;
|
|
E_000001a28a210090/1 .event posedge, v000001a28a211550_0;
|
|
E_000001a28a210090 .event/or E_000001a28a210090/0, E_000001a28a210090/1;
|
|
S_000001a28a21a010 .scope module, "dd1" "DTouch" 2 34, 2 3 0, S_000001a28a15e9c0;
|
|
.timescale -8 -9;
|
|
.port_info 0 /INPUT 1 "clk";
|
|
.port_info 1 /INPUT 1 "rst_n";
|
|
.port_info 2 /INPUT 1 "d";
|
|
.port_info 3 /OUTPUT 1 "q";
|
|
v000001a28a2121d0_0 .net "clk", 0 0, v000001a28a27b5e0_0; alias, 1 drivers
|
|
v000001a28a211e10_0 .net "d", 0 0, L_000001a28a20d020; alias, 1 drivers
|
|
v000001a28a211eb0_0 .var "q", 0 0;
|
|
v000001a28a2115f0_0 .net "rst_n", 0 0, v000001a28a27b540_0; alias, 1 drivers
|
|
S_000001a28a21a1a0 .scope module, "u_mode4" "mode4" 2 89, 2 43 0, S_000001a28a2245e0;
|
|
.timescale -8 -9;
|
|
.port_info 0 /INPUT 1 "c2";
|
|
.port_info 1 /INPUT 1 "clk";
|
|
.port_info 2 /INPUT 1 "rst_n";
|
|
.port_info 3 /OUTPUT 1 "q1";
|
|
.port_info 4 /OUTPUT 1 "q0";
|
|
L_000001a28a20d640 .functor AND 1, L_000001a28a27ce40, L_000001a28a27c9e0, C4<1>, C4<1>;
|
|
L_000001a28a20d330 .functor AND 1, v000001a28a279ad0_0, v000001a28a27a930_0, C4<1>, C4<1>;
|
|
L_000001a28a20d4f0 .functor OR 1, L_000001a28a20d640, L_000001a28a20d330, C4<0>, C4<0>;
|
|
L_000001a28a20cd80 .functor AND 1, v000001a28a27a930_0, L_000001a28a27cc60, C4<1>, C4<1>;
|
|
L_000001a28a20ca70 .functor AND 1, L_000001a28a27c300, v000001a28a27bfe0_0, C4<1>, C4<1>;
|
|
L_000001a28a20cb50 .functor OR 1, L_000001a28a20cd80, L_000001a28a20ca70, C4<0>, C4<0>;
|
|
L_000001a28a20c7d0 .functor BUFZ 1, v000001a28a27a930_0, C4<0>, C4<0>, C4<0>;
|
|
L_000001a28a20ce60 .functor BUFZ 1, v000001a28a279ad0_0, C4<0>, C4<0>, C4<0>;
|
|
v000001a28a27a6b0_0 .net *"_ivl_1", 0 0, L_000001a28a27ce40; 1 drivers
|
|
v000001a28a279c10_0 .net *"_ivl_11", 0 0, L_000001a28a27cc60; 1 drivers
|
|
v000001a28a27a070_0 .net *"_ivl_13", 0 0, L_000001a28a20cd80; 1 drivers
|
|
v000001a28a279df0_0 .net *"_ivl_15", 0 0, L_000001a28a27c300; 1 drivers
|
|
v000001a28a27b290_0 .net *"_ivl_17", 0 0, L_000001a28a20ca70; 1 drivers
|
|
v000001a28a27b010_0 .net *"_ivl_3", 0 0, L_000001a28a27c9e0; 1 drivers
|
|
v000001a28a27a570_0 .net *"_ivl_5", 0 0, L_000001a28a20d640; 1 drivers
|
|
v000001a28a27acf0_0 .net *"_ivl_7", 0 0, L_000001a28a20d330; 1 drivers
|
|
v000001a28a27ae30_0 .net "c2", 0 0, v000001a28a27bfe0_0; alias, 1 drivers
|
|
v000001a28a279e90_0 .net "clk", 0 0, v000001a28a27b5e0_0; alias, 1 drivers
|
|
v000001a28a27a750_0 .net "d0i", 0 0, L_000001a28a20cb50; 1 drivers
|
|
v000001a28a27a110_0 .net "d1i", 0 0, L_000001a28a20d4f0; 1 drivers
|
|
v000001a28a27a7f0_0 .net "q0", 0 0, L_000001a28a20c7d0; alias, 1 drivers
|
|
v000001a28a27a9d0_0 .net "q0i", 0 0, v000001a28a27a930_0; 1 drivers
|
|
v000001a28a27a1b0_0 .net "q1", 0 0, L_000001a28a20ce60; alias, 1 drivers
|
|
v000001a28a2795d0_0 .net "q1i", 0 0, v000001a28a279ad0_0; 1 drivers
|
|
v000001a28a27b0b0_0 .net "rst_n", 0 0, v000001a28a27b540_0; alias, 1 drivers
|
|
L_000001a28a27ce40 .reduce/nor v000001a28a279ad0_0;
|
|
L_000001a28a27c9e0 .reduce/nor v000001a28a27a930_0;
|
|
L_000001a28a27cc60 .reduce/nor v000001a28a27bfe0_0;
|
|
L_000001a28a27c300 .reduce/nor v000001a28a27a930_0;
|
|
S_000001a28a214400 .scope module, "dd0" "DTouch" 2 56, 2 3 0, S_000001a28a21a1a0;
|
|
.timescale -8 -9;
|
|
.port_info 0 /INPUT 1 "clk";
|
|
.port_info 1 /INPUT 1 "rst_n";
|
|
.port_info 2 /INPUT 1 "d";
|
|
.port_info 3 /OUTPUT 1 "q";
|
|
v000001a28a27a430_0 .net "clk", 0 0, v000001a28a27b5e0_0; alias, 1 drivers
|
|
v000001a28a27a610_0 .net "d", 0 0, L_000001a28a20cb50; alias, 1 drivers
|
|
v000001a28a27a930_0 .var "q", 0 0;
|
|
v000001a28a279d50_0 .net "rst_n", 0 0, v000001a28a27b540_0; alias, 1 drivers
|
|
S_000001a28a214590 .scope module, "dd1" "DTouch" 2 57, 2 3 0, S_000001a28a21a1a0;
|
|
.timescale -8 -9;
|
|
.port_info 0 /INPUT 1 "clk";
|
|
.port_info 1 /INPUT 1 "rst_n";
|
|
.port_info 2 /INPUT 1 "d";
|
|
.port_info 3 /OUTPUT 1 "q";
|
|
v000001a28a279a30_0 .net "clk", 0 0, v000001a28a27b5e0_0; alias, 1 drivers
|
|
v000001a28a27ac50_0 .net "d", 0 0, L_000001a28a20d4f0; alias, 1 drivers
|
|
v000001a28a279ad0_0 .var "q", 0 0;
|
|
v000001a28a2797b0_0 .net "rst_n", 0 0, v000001a28a27b540_0; alias, 1 drivers
|
|
.scope S_000001a28a15eb50;
|
|
T_0 ;
|
|
%wait E_000001a28a210090;
|
|
%load/vec4 v000001a28a211d70_0;
|
|
%nor/r;
|
|
%flag_set/vec4 8;
|
|
%jmp/0xz T_0.0, 8;
|
|
%pushi/vec4 0, 0, 1;
|
|
%assign/vec4 v000001a28a211910_0, 0;
|
|
%jmp T_0.1;
|
|
T_0.0 ;
|
|
%load/vec4 v000001a28a211a50_0;
|
|
%assign/vec4 v000001a28a211910_0, 0;
|
|
T_0.1 ;
|
|
%jmp T_0;
|
|
.thread T_0;
|
|
.scope S_000001a28a21a010;
|
|
T_1 ;
|
|
%wait E_000001a28a210090;
|
|
%load/vec4 v000001a28a2115f0_0;
|
|
%nor/r;
|
|
%flag_set/vec4 8;
|
|
%jmp/0xz T_1.0, 8;
|
|
%pushi/vec4 0, 0, 1;
|
|
%assign/vec4 v000001a28a211eb0_0, 0;
|
|
%jmp T_1.1;
|
|
T_1.0 ;
|
|
%load/vec4 v000001a28a211e10_0;
|
|
%assign/vec4 v000001a28a211eb0_0, 0;
|
|
T_1.1 ;
|
|
%jmp T_1;
|
|
.thread T_1;
|
|
.scope S_000001a28a214400;
|
|
T_2 ;
|
|
%wait E_000001a28a210090;
|
|
%load/vec4 v000001a28a279d50_0;
|
|
%nor/r;
|
|
%flag_set/vec4 8;
|
|
%jmp/0xz T_2.0, 8;
|
|
%pushi/vec4 0, 0, 1;
|
|
%assign/vec4 v000001a28a27a930_0, 0;
|
|
%jmp T_2.1;
|
|
T_2.0 ;
|
|
%load/vec4 v000001a28a27a610_0;
|
|
%assign/vec4 v000001a28a27a930_0, 0;
|
|
T_2.1 ;
|
|
%jmp T_2;
|
|
.thread T_2;
|
|
.scope S_000001a28a214590;
|
|
T_3 ;
|
|
%wait E_000001a28a210090;
|
|
%load/vec4 v000001a28a2797b0_0;
|
|
%nor/r;
|
|
%flag_set/vec4 8;
|
|
%jmp/0xz T_3.0, 8;
|
|
%pushi/vec4 0, 0, 1;
|
|
%assign/vec4 v000001a28a279ad0_0, 0;
|
|
%jmp T_3.1;
|
|
T_3.0 ;
|
|
%load/vec4 v000001a28a27ac50_0;
|
|
%assign/vec4 v000001a28a279ad0_0, 0;
|
|
T_3.1 ;
|
|
%jmp T_3;
|
|
.thread T_3;
|
|
.scope S_000001a28a2245e0;
|
|
T_4 ;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27b5e0_0, 0, 1;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27b540_0, 0, 1;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27b400_0, 0, 1;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%end;
|
|
.thread T_4;
|
|
.scope S_000001a28a2245e0;
|
|
T_5 ;
|
|
%delay 20, 0;
|
|
%load/vec4 v000001a28a27b5e0_0;
|
|
%inv;
|
|
%store/vec4 v000001a28a27b5e0_0, 0, 1;
|
|
%jmp T_5;
|
|
.thread T_5;
|
|
.scope S_000001a28a2245e0;
|
|
T_6 ;
|
|
%vpi_call 2 103 "$dumpfile", "count_out.vcd" {0 0 0};
|
|
%vpi_call 2 104 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a28a2245e0 {0 0 0};
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27b540_0, 0, 1;
|
|
%delay 40, 0;
|
|
%pushi/vec4 1, 0, 1;
|
|
%store/vec4 v000001a28a27b540_0, 0, 1;
|
|
%delay 40, 0;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27b400_0, 0, 1;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 1, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 1, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 1, 0, 1;
|
|
%store/vec4 v000001a28a27b400_0, 0, 1;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 1, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 1, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 100, 0;
|
|
%pushi/vec4 0, 0, 1;
|
|
%store/vec4 v000001a28a27bfe0_0, 0, 1;
|
|
%delay 200, 0;
|
|
%vpi_call 2 123 "$finish" {0 0 0};
|
|
%end;
|
|
.thread T_6;
|
|
# The file index is used to find the file name in the following table.
|
|
:file_names 3;
|
|
"N/A";
|
|
"<interactive>";
|
|
"count.v";
|